D R A F T for comments not for distribution

### Scalable Readout System

# from test systems to very large LHC systems proposal for RD51

based on existing concepts:

Data and Trigger streams via GBE (LHCb) DATE readout software (ALICE DAQ.) DCS: networked Linux mezzanine card with TTC chip (ALICE/KIP Heidelberg) HV bias control on FEE (ALICE PHOS) High bandwidth LVDS data transfer via Network cables (ALICE EMCal) LCU board (ALICE EMCal, under design)

### Motivation

- Readout system for gas, pixel and photo detectors
- Plug-in frontend interface for application specific ASICS
- Scalable from test system to very large readout system
- User friendly and proven data acquisition system DATE for offline data analysis and presentation in Root
- Gigabit standard via copper or fiber between readout electronics and computers
- Control and data bidirectional over same links
- Standard coax I/O for trigger and clock distribution
- TTC option for optical LHC clock and control distribution
- hierarchical architecture based on 2 general purpose link adapters: SRU's and FEEs

# People, Teams\*

- Dr. H. Muller, CERN PH: scalable RO proposal to RD51
- Dr. H. Taureg, CERN PT, RD51 secretary: coordination
- Dr. W. Riegler, CERN PH: RD51 convenor WG on Electronics & Readout systems
- Dr. H. Hillemanns, CERN DG/KTT Technology Transfer officer
- Dr. J. Wotschak, CERN PH, for ATLAS MMega project: test-systems with Altro and After chip frontend
- Dr. P. van de Vyvre, CERN PH, for ALICE DATE support, new Gigabit ethernet port
- Dr. Jose Toledo , Univ. o. Valencia: electronics for PET scanners
   + A.Tarazona , student of Univ. o Valencia, NEXT project: Gigabit Eth. firmware
- Rui Pimenta, Satellite services: LCU and FEE electronics design
- Dr. Alex Walsch, GE Global Research, Garching Munich: research application
- Dr. Yaping Wang, CCNU Wuhan: Offline standard Root-based analysis
- NN, NN : Board controller firmware, User Interface, Chip carrier design

### \* to be confirmed

# Scalable concept in a nutshell



### DATE Data Acquisition software

http://ph-dep-aid.web.cern.ch/ph-dep-aid/

the pair	Vinu Tomin	1 20 H	kolo.	100 M	out Outions	Wheelman			Status contains
las Fon	Alem Teumura	1 <u>5</u> 0 E	ledb	For M	ew Options	Windows			status updato
rwxr-xr-x	2 root	root	4096 Jan	4			ΔLI	DETECTORS	
WXT-XT-X	4 root	root	1024 Jan		COLUMN A		DAG	Due Centrel	
WXIWXIWX	2 root	root	0 Tan	-	A CONTRACTOR		DAU -	· Run Control	
WALWALWA	1 phos	phos	13 Jan	1 23	18-11	HI HI	running on	aldagpc019 with PID 4083	
WALWALWA	v buos	puos	4.5 0.00	1 250	Contraction of the	RC	running on	aldaqpc019 with PID 4027	
WYT-YF-X	23 root	root	118784 Mar		211.2				
WXT-XT-X	61 root	root	8192 Mar		2				
WXT-XT-X	7 root	root	4096 Feb	AL	IC E				
WXT-XT-X	2 root	root	4096 Jun	Concernent of	States and states and		1		I a to warm
WXT-XT-X	11 root	root	4096 Jan	Discon	sected <	Connected	5 >	Ready to start	Data Taking
WXT-XT-X	3 root	root	4096 Jan	Contigu	ration	nun Parameters	anness assess	Start processes	ators.
WXTWXTWX	3 root	root	4096 Jan	2 Derfini		Define			
WX	2 root	root	16384 Jan	-		01.000	1	AFFAIR _ EDM _ GDC	strute.
WXT-XT-X	2 root	root	4096 Sep	Show		Show		HIT made for 500 males at	CONCEPT:
rwxr-xr-x	2 root	root	4096 Jun					uri mode ni boni oni y	Addet.
WXT-XT-X	7 root	root	4096 Jan	4				Becording on device V	(
x-xr-xr-x	156 root	root	0 Mar					meet aring on arrive	i.
WXT-X	16 root	root	4096 Feb	1	and there		. Inner av		
WXT-XT-X	2 root	root	8192 Jan	BON HUR	BEN : 295	Bun Control Status	: CONNECT	ED	
WXFWXFWE	19 root	root	4096 Mar	Trace	Wed 68 11:	48:28 (HI) Current RC opti	ous loaded fro	m : DATE CONFIG	17
drwxr-xr-x 22 root root 4096 Feb 1			1 Chan	Chan Wed 45 11:45:26 (RC) Aborting from STARTING LDCS					
irwxr-xr-x 23 root root 4096 Jan 2			2 Clear	Wed 48 11-48:24 (BC) READOUT start share timenut on ALONELDC					
aldaqpc019	1/>			Debug	Wed 08 11:	48:16 (RC) Starting run 295			
					Wed 05 11:	48:16 (RC) Get and update	on number for	uu database	
Sub-events recorded		a 10		Pause	Wed 05 11:	Wed 05 11:48:16 (RC) New Run options loaded from : Database DATE CONFIG			
Sub-event recorded rate Bytes injected				-	Wed 85 18	Wed 08 10:57:09 (HI) Current RC ontions loaded from : DATE CONFIG			
				niddea	Wed \$\$ 10-	Wed #8 10:57:07 (RC) Aborting from STARTING LDCS			
Pote incerted rate		0.04		Smalle	· .	arter (rechterer auf a eine		N	150
Byte injected rate 0 B/s									
Bytes recorded 0  Bytes recorded 0  D Bytes recorded rate		0	10						

-Linux-based -baseline for all **ALICE** detectors -also used by other users -easy User interface -very well documented -in use both for testsystems and full ALICE detector system -root file storage -I/O interface to MM fiber -porting to GBE over MM fiber started

### Root Data Analysis http://root.cern.ch/

Baseline Data Analysis Package for LHC experiments

Example of Root analysis with a simple 1PC test system





## SRU architecture



### SRU card layout draft based on similar LCU card of ALICE EMCal (started)



### FEE card architecture

### based on FEE electronics PHOS and EMCal



2/5/2009

LVDS Rx = SN65LVDS100

HV connector = tbd

LV connector= tbd Data connector = tbd

LDO's = MIC29301 (3.3 V + 2.5 V, programmable)

HV bias = 12 bit programmable HV up 400V (option)

#### Hans.Muller@cern.ch CERN PH-AID

FEE chips may contain:

Pre-amplifier / shaper /threshold /ADC

HV filter for diode based photo detectors

Protection diodes for Gas detectors

Controller = AD7417 Temperature, Voltages

### Test system architecture

1 SRU, GBE copper, User trigger+clock, control via ethernet/DCS



# LHC low BW architecture 1

N x LCUs, GBE copper and router, TTC, Control via ethernet/DCS



# LHC high BW architecture 2

N x LCUs, optical GBE router, TTC, Control via ethernet/DCS



# LHC high BW architecture 3



# LVDS clock & trigger chain test systems without TTC



### SRU<->FEE: serial LVDS



### Serial readout/contol modes

2 modes of operation defined by SCU clock Board controller senses clock to switch mode

<u>Readout mode</u>: clock = 40 MHz ( or other ) data = 200 Mbit/s select = readout-trigger to FEE return = local trigger from FEE

<u>Control mode:</u> clock <= 4 MHz data = Serial data out select = Serial data in return = coded status

# Chip interface

Standardize 3 type connectors: Low Voltage, Data & Controls, HV (optional) Allow use of flexible cables or captons to connect chip carrier FEE



### Frontend chips

#### Carioca (LHCb):

http://www.ca.infn.it/~gruppo1/notes/lhcb-2003-009.pdf http://riegler.home.cern.ch/riegler/carioca.htm

current mode amplifier 12mV/fC at 50 pF, pos and negative Min. charge 2fC at 50 pF (12400 e) input impedance 50 Ohm. 1 bit ADC (= threshold), noise 2000 e + 50e/pF 8 channel chip, 360 mW

#### Beetle (LHCb)

http://indico.cern.ch/conferenceDisplay.py?confld=a022237 Charge sensitive preamp/shaper 23 ns peaking @ 30 pF Analogue pipleline 160 samples to analogue readout amplifier (ext. ADC) 128 Individual 1 bit ADC comparators Noise 500e +50e/pF Dynamic range 110.000 e (2%) 128 channel chip (700 mW) 10 MRad hardness

#### SVX3D (CDF)

T.Zimmerman NIMA 409 (1998) 369-374

programmable gain 8 bit ADC, max 50 MHz analogue pipeline ADC ramp and comparator frontend sensitivity 15mV/fC at 30 pF noise 500e + 60e/pF , 0.4 Watt per 128 channel chip 4 MRad hardness

"noname" (NIKHEF) 2008 test samples http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01009677
Made for GEMS + Micromegas gemacht ( JFETpreamp inputs).
1 bit ADC (comparator), 100 MHz hit scalers.
noise 800 e +60e/pF
4 ns risetime at 10 pF input capacity
Signal/noise for 4 fC ( 25 ke ) 10:1 for 35 pF ( 2500 e noise)
0.76 Watt per 32 channel chip. Fast Or.

### Fontend chips continued

#### VFAT (Totem)

http://jinst.sissa.it/LHC/TOTEM/ch07.pdf

128 channels, Fast OR, 22 ns shaper + 1 bit ADC ( comparator)->buffer Trigger latencies up 6.4 us. noise 650+50e/pF Parameters via I2C

#### APV25 (CMS)

http://www.hep.ph.ic.ac.uk/cms/tracker/apv25 chip.html

LEB99 workshop proceedings, p. 162

" The APV deep submicron chip for the CMS Detectors Made for silicon strips"

128 channels, preamplifier 4.5 mV/fC50 ns shaper,192 deep pipeline sample memory @ 40 MHz

APSP deconvolution filter to extract amplitude and time Serial differential output

#### SPIROC (ILC)

http://indico.cern.ch/getFile.py/access?contribId=53&sessionId=11&resId=0& materialId=paper&confId=21985

new chip for Si-PM's under test since 2007, 10k Channel demonstrator in  $2009\,$ 

2 charge preamps ( high and low gain) programmable gain 2 programmable slow shaper 50 -175 ns for CSA memory 1 fast shaper 15 ns for discriminator

36 channel, 12 bit ADC for charge and time measurement Different readout modes 16 deep analogue sample memory Only 15 microwatt/channel! in power-pulsed mode

#### PASA + ALTRO (ALICE)

Made for large TPC http://ep-ed-alice-tpc.web.cern.ch/ep-ed-alice-tpc

PASA 16 channel shaping preamplifier 5mV/fC, dynamic range of 2V rise time 120ns shaping time (FWHM) 240ns tail cancellation at the ~1‰ level after 700ns.

#### ALTRO only:

16 x ADC with baseline restore and ZS features 10 bit max 20 MHz 16 bit sampling pipeline, 512 deep Multi-Event Buffer 40 bit bus readout @ 40 MHz 0.25 W /chip

AFTER chip (T2K) Made for TPC http://indico.cern.ch/contributionDisplay.py?contribId= 52&confId=16213

72 channels with CSA 120-600 fC adjustable negative or pos input signal choice Shaper 100ns – 2us adjustable 511 cells analogue storage Slow controls interface, Output buffer to external ADC Readout 20 MHz

Hans.Muller@cern.ch CERNReadout 20 MHz

### Implementation details

### SRU: Xilinx Virtex-5: FXT

65nm family fabricated in 1.0v, triple-oxide process technology

- 480 User I/Os
- 4-8 integrated MAC controllers
- 1-4 PCI-e endpoint
- 8 -24 Rocket-IO GTX transceivers 6.5 Gbps work with integrated PCI Express® endpoint and Ethernet MAC blocks
- 2-6 DCM clock managers 550 MHz
- 2 PowerPC blocks

<u>FX device with 665 pin BGA</u> ~ 500 USD single unit, Avnet price Jan 2009 volume cost can be negotiated with Xilinx like for previous projects, target 300 FS

Also existing: XAUI attachment unit for combining several GTX lines into 10 Gbps

# Implementing data over GBE

The first MEP packet driver in FPGA for LHCb was written and tested by A.Guirao in 2003/4. It transferred error-free Multi-event data embedded in ethernet between an ORCA FPFA and a DAQ PC via an optical switch.

#### Phase A: For SRU data to DAQ via GBE copper (1 Gbit/s max)

-develop an ethernet packet driver Virtex FPGA- > PHY chip (based on LHCb ?) -embed in the IP payload the ALICE data format (Alice Int-2002-010 V11, March 6 2007) -Achieve stable transfers with BER measurements over 100 m CAT 6 cable

Most of this can be done with the Xilinx **ML505/6/7** development board before we have a first proto board (Target date for LCU march 2009)

#### Phase B: For SRU data to DAQ via 10 Gbit fiber (10 Gbit/s max)

- use new LX50FXT with 6.5 Gbps GTX transceivers, probably 2<sup>nd</sup> version SRU
- acquire optical switch OC768 (48 Gbps)

### development platform for FXT FPGA

![](_page_22_Picture_1.jpeg)

### IP packet generation in FPGA

![](_page_23_Figure_1.jpeg)

![](_page_24_Figure_0.jpeg)

#### RJ45 on front

# GiGabit Ethernet (GB) over copper

- Bididrectional over 4 twisted pairs 100 OHM
- 250 Mbit/s / pair in each direction clocked @ 125 MHz
- 5 level analogue PAM coding: 4\* 125 MHz + 1 Error code
- Duplex GB operation = 2 \* 1 Gbit/s
- 115 Mbyte/s max. BW per direction, reality up 85 Mbyte/s
- S/UTP cable = 1 single shield
- S/STP cable = 1 shield + 4 individual shields
- Cat 6 cable up 450 MHz
- Cat 7 cable up 600 MHz
- IEEE 802.3ab = GB over copper up 100m (BER ~ 10E-10)
- 1000BASE-T (copper) twisted pair CAT5e (or higher)

![](_page_25_Figure_12.jpeg)

![](_page_25_Figure_13.jpeg)

#### Eye patters Fast Ethernet 100BASE-TX and 1000BASE-T

![](_page_25_Figure_15.jpeg)

# Gigabit ethernet over fiber

1000 BASE-SX (fiber) up 500 m over Multimode fiber (1 Gbit) 10 GBASE-SR (fiber) up 300 m over Multimode fiber (10 Gbit)

### SFP + (Small Formfactor Pluggables)

Huihong Fiber:

SFP+ SR fiber transceiver module with 850nm VCSEL transmitter and PIN photo detector. IEEE 802.3ae 10Gbase-SR, electrical interface of the SFP+ SR is compliant to SFF-8431 max working distance is 300 meters over multimode optical fiber <u>MERGE Optics</u>

SFP+SR TRX10GVP2010 GBE is a multi-purpose optical transceiver module for 10Gbit/s data transmission applications at **850nm**.

![](_page_26_Picture_6.jpeg)

SFP+ RX/TX modules

![](_page_26_Picture_8.jpeg)

20 pin SFP connectors

![](_page_26_Picture_10.jpeg)

Multi-Mode fiber

LC connector on LCU side E200 connector on PC side

CERN SCEM 04.67.10.x00.0

Length max 50m

### Multi-event data via Gigabit ethernet\* IPv4 Data Format (LHCb concept)

![](_page_27_Figure_1.jpeg)

# IPv4 packet generation in FPGA

![](_page_28_Figure_1.jpeg)

### First FPGA – made IPv4 packets (LHCb, sept.'03)

![](_page_29_Figure_1.jpeg)

# Board size: Rack mounting in 19"

PHOTO of TOR trigger board with 40 x RG45 and 4 LVDS Plugs on the front panel

![](_page_30_Picture_2.jpeg)

With similar layout, the SRU board will fit in 10 of a 19" chassis, power from backside

### Trigger and clock cables

![](_page_30_Picture_5.jpeg)

# **Bi-coaxial LVDS**

![](_page_31_Figure_1.jpeg)

LVDS LVDS driver connector CERN 09.31.28.070.5 (Top view)

09.31.28.001.8

![](_page_31_Picture_3.jpeg)

Tecnikabel (TO) –Italy -07w19 MCA 2 CERN IEC 60332-1 (1\* twisted pair) 4.4 ns/m

### SRU local clocks

### Default system clock:

40 MHz Quartz oscillator 3.3 V, 40.0 MHz CFPS – 73 B (+-50 ppm) to be used as system clock only in absence of an external system clock (i.e LHC clock from TTC receiver). Auto-selection.

The system clock is transmitted to all RJ45 serial lines and can also be picked up from the RJ45 system clock output

#### Ethernet clock:

IDT Ethernet Clock Generator ICS844021I-01 which uses an 18pF parallel resonant crystal of 25 MHz for generating differential LVDS clock output with a RMS phase jitter @ 125MHz of 0.32ps (typical) @ 3.3V

### SRU power

The SRU supply voltages can be derived from a single ATX PC power pack

![](_page_33_Picture_2.jpeg)

### 4 pin Weidmueller

![](_page_33_Picture_4.jpeg)

![](_page_33_Figure_5.jpeg)

ATX connector

# Voltage regulators

Implement power sequencing, in particular switch DCS card 4.2 Voltca 1 s later than the Virtex.

Virtex-5 core: 1 Volt , 1.5 A

use TPS74401 from 2.5 V

Virtex I/O: 2.5 V, 1 A

use MIC29301 from 3.3V input

LVDS drivers, Flash, clocks, Physical chips, NIM-converter: 3.3V 1.5 A

use MIC29301 from 4.2 V

DCS mezzanine: 4.2 V direct from power connector

### **SRU-FEE** connectors

![](_page_35_Picture_1.jpeg)

octal RJ45 blocks: on front for FEE serial readout

### dual RJ45 block (on back for options)

Top:magnetic-free ethernet for DCS cardBottom:LVDS system clock output ( + derivatives)

![](_page_35_Picture_5.jpeg)

### DCS card mezzanine option

### **KIP Heidelberg**

http://www.kip.uni-heidelberg.de/ti/DCS-Board/current/ Standard DCS node for ALICE detectors: contains also TTCrx receiver

![](_page_36_Figure_3.jpeg)

Ethernet to RJ45 on SRU

Micro-Linux in Altera FPGA Control shell for memory-mapped 32 bit bus Remote login and NFS mount via ethernet

Problem: procurement of TTCrx (only for LHC applications )

### FEE card

So far the FEE generic concept is drafted in a block diagram based on existing FEE cards, with local board controller firmware, current and temperature monitoring, digitization and buffering of data. Analogue and digital power, optional HV and control for solid state photo detectors

![](_page_37_Figure_2.jpeg)

### FEE power

Low Voltages for FPGA and LVDS 3.3 and 2.5 Programmable Voltages for chip carriers also negative

Note that LHC applications must be magnetic free i.e. switching regulators don't work Use low dropout regulators Provision for cooling the FEE board Temperature and current monitoring via Board controller

High Voltages: (up 400 V, 5 mA for APD users) 10 bit programmable range per channel for APD and Si-PMs, also bias Voltages for Photo Diodes

### FEE<->CHIP connector

There are good and bad connectors, don't choose by catalogue, choose from lessons learnt.

- LVDS for digital signals: how many max?
- Chip Power and grounds: how many max?
- HV option: how many max?
- Analogue signals : how many max ?
- Other signalling standards, which ?

### FEE Board controller

![](_page_40_Figure_1.jpeg)

### **BC firmware, FPGA resident**

- •Configure operation of the FEE card
- •Programmable HV and LV settings
- Configuration for frontend chips
- •Readout of temperatures
- •Test modes
- load data

### **CHIP** carriers

Each chip carrier will be specific for application and for the choice of a chip

The interface to the FEE requires a standard connector pinout and a signalling level that is implementable with cables and /or connectors

-Grounding requires special care to prevent from noise separate analogue and digital grounds provide a single ground point differential input trace routing up to detector protection diodes for gas detectors

-Power and HV filtering local charge capacitors to sustain preamp loads

### Case study: Carrier for Altro chip

I will do this based on our PHOS / EMCal FEE cards with Altro chips, Hans M.

### CASE study: AFTER chip

This chip comes already with a complete readout system via Gigabit Ethernet and FEE cards, and therefore represents an excellent template.

Plans for use in AtlasMMega project as upgrade for the current Altro solution

Expect manpower from Atlas MM for case study

### Short term Plans

For SRU development, use EMCal LCU and TRU design and Xilinx ML505 development system as prototype for SRU development

### Status Jan 2009

- -implementation of DCS card protocol on Xilinx LXT50 platform for control over CAT6 cables (done)
- transmission of data at 200 Mbps over CAT6 cables LVDS (done)
- decoding of TTCrx signals and transmission
   via 24 RJ45 lines to remote boards (ongoing)
- LCU board Cadence design (started )
- test of IP packet reception for DATE system (started)
- generation of IP packets in Virtex 5 with Alice common data header (planned)
- case studies for common chip interface based on Altro and After chips (to be started asap)
- -define interface and connectors for chip carriers (to be started asap)

# Longer term plans (2009)

Design FEE board and board controller

Choose a chip and design a chip carrier for the FEE

Test the first SR proto system in laboratory, based on GBE and DATE

User Interface for Controls of test system

Set up in testbeam (candidate Mmega project)

Provide a set of Root Analysis package for standard mesurements